


# NSTXU Digital Coil Protection System Overview

**Timothy N. Stevenson**

**Princeton Plasma Physics Laboratory  
NSTX Upgrade Project  
Readiness for Operations Review  
December 9-11, 2014**



*Coll of Wm & Mary  
Columbia U  
CompX  
General Atomics  
FIU  
INL  
Johns Hopkins U  
LANL  
LLNL  
Lodestar  
MIT  
Lehigh U  
Nova Photonics  
ORNL  
PPPL  
Princeton U  
Purdue U  
SNL  
Think Tank, Inc.  
UC Davis  
UC Irvine  
UCLA  
UCSD  
U Colorado  
U Illinois  
U Maryland  
U Rochester  
U Tennessee  
U Tulsa  
U Washington  
U Wisconsin  
X Science LLC*

*Culham Sci Ctr  
York U  
Chubu U  
Fukui U  
Hiroshima U  
Hyogo U  
Kyoto U  
Kyushu U  
Kyushu Tokai U  
NIFS  
Niigata U  
U Tokyo  
JAEA  
Inst for Nucl Res, Kiev  
Ioffe Inst  
TRINITI  
Chonbuk Natl U  
NFRI  
KAIST  
POSTECH  
Seoul Natl U  
ASIPP  
CIEMAT  
FOM Inst DIFFER  
ENEA, Frascati  
CEA, Cadarache  
IPP, Jülich  
IPP, Garching  
ASCR, Czech Rep*


# Why DCPS?

- Plasma control system can direct power supplies to overload the machine structures
  - TFTR era Power Supply capability can deliver coil overcurrent and overheating
  - Structural solutions prohibitive and prohibitively expensive
  - Previous analog overcurrent and  $I^2t$  too limited and would require upgrade anyway
- So...
- Digital Coil Protection System envisioned:
    - Replaces previous analog and software coded limits
    - Updates to NSTXU coil set
    - Improves software architecture and code maintainability
    - Allows for more sophisticated and multiple types and instances of algorithms
    - Allows for auctioneering of currents for input checking
    - Upgrade Water System PLC (WSPLC)
    - Upgraded Pulse Duration & Period chassis (PDP)
    - Performs algorithms SoP to EoP (during the time window of a plasma shot)
    - Performs zero current checking EoP to SoP (non- shot interim)
    - Provides self-checking WatchDog Timer (WDT) to issue a fault if down
    - Provides Autotester for code and system testing
    - Provides Hardware User Interface for status, investigation, and reset of faults


# Requirements for DCPS

- **NSTX\_CSU\_RQMT-CPS-159**
- **Protect the coils and machine from electromagnetic loads**
- **Read currents**
- **Perform Calculations called Algorithms**
- **Issue Level 1 Faults if fault conditions met – shut down the power**
- **Watchdog Timer Fault if code hangs or computer quits**
- **Algorithms performed every 200 microseconds between SoP and EoP**
- **Detect non-zero currents EoP to SoP**
- **Do not fail – high reliability**
- **So...**
- **Two parallel and redundant trails to travel but same core code**
- **DCPS real time computer in D site FCPC Junction Area**
- **DCPS code residing on PCS-SRV-1 in NSTX Control Room FCC**
- **Same response effect**
  - **DCPS-FCC fault turns off power supplies through real time control**
  - **DCPS-JA fault trips off power supplies through L1 fault system**
  - **WDT trips L1 fault**

# Two Independent Redundant Paths for DCPS Protection



# Simplified Block Diagram for DCPS – 2 places



# Interconnection Diagram

240ct2014/ps-jd-hs

- To DCPS**
1. SAMPLE CLOCK
  2. SOC - Ch18
  3. SOP - Ch19
  4. TM60 - Ch20
  5. T-N - Ch21
  6. EOP - Ch23
  7. ABORT - Ch22
  8. RTU1 SPARE - Ch24


**RTU1 Reconfigurable Timing Unit**

**LATENCY**

**DCCT's**  
Direct Current Current Transformer

**LEMO 6**

- To AT**
1. SOC(AT) - 508
  2. T-N(AT) - 509



**DTACQ Transient Digitizer**

**Pwr Supply**  
+/-15V  
+5V

**L1 Parallel**  
4 BAE4486 pair 605-608  
**L1 Serial**  
4 BAE4486 pair 601-604

**HSC Pwr OK**

**LATENCY**

# Reviews for DCPS


- **NSTXU PDR, FDR, Office of Science Reviews**
- **Software CDR, PDR, FDR**
- **Hardware User Interface PDR, FDR**
- **Autotester Review**
- **Autotester Interface Chassis Review**
- **Real time Clock and Input Module (RCIM) Review**
- **Reconfigurable Timing Unit (RTU) Review**
- **Ip Calculator, PDP, WSPLC Reviews**
- **DCPS Code Review – 5 days, 3+ hours each day**
- **PSRTC Software Review with imbedded DCPS integration**
- **Chits included in Project Chit Log per ENG-033 Design Verification procedure**

# DCPS Computer System Design

- **Concurrent computers with Opteron processors**
- **Concurrent RedHawk Linux OS based on Red Hat Linux 6**
- **C++11 programming language**
- **Object Oriented design following UML standards**
- **Commonly available I/O cards**
  - **Redundant coil currents (16 x2 each) and Ip x2**
  - **Clock 5 kHz and clock events (SoP, EoP)**
  - **Analog and digital status signals**
  - **Output four L1 fault signals and Watchdog timer**
- **200 microsecond cycle time on input data – hard requirement**
- **Trade off massive memory use for deterministic cycle**
- **Memory log of data without risking cycle time**




Screenshots from the DCPS Auto-Tester, Nov 2014 GNZ




The Autotester Main Panel

# DCPS Autotester

*AT is a useful utility on a stand alone computer with analog output cards programmed in LabView and used in FCC and Junction Area locations.*




Before the test shot cycle, verify the Coil Waveform you set up.



Choose the timing for the clock events.

There are other panels similar to the above for setting up FCPC events such as the PDP Window and L1 Fault commands to the DCPS RT system.

*Allows setup, synchronous clock and asynchronous clock operation with AT panel.*



The Test Cycle Panel

*AT completed*  
*Allows status and output code testing, algorithm testing with shot files*  
*Also now used for PSRTC testing*

## DCPS Autotester Interface Panel completed



*Allows local testing of DCPS code with Autotester*


# Testing of DCPS code with Autotester



*Local code and AT testing began in FCC in Spring*

*Continued in Junction Area this summer*

*Then returned to FCC this Fall for remote testing*



*Well over 1500 test shots performed*

*Data archived and reviewed*

*Operator Log kept to track issues*


*Bugzilla used to collect punch list items*



# DCPS code configuration control using SVN SRV

## Index of /dcps/trunk/src

Files shown: 6  
 Directory revision: [5116](#) (of [5140](#))  
 Sticky Revision:



---

<a href="#">File</a> ^	<a href="#">Rev.</a>	<a href="#">Age</a>	<a href="#">Author</a>	<a href="#">Last log entry</a>
<a href="#">Parent Directory</a>				
<a href="#">_Algorithms/</a>	<a href="#">4660</a>	3 months	kerickso	Update algorithms for the new store layout focusing on std::array over std::vect...
<a href="#">_Data/</a>	<a href="#">5029</a>	12 days	gtchilin	Added svn version recording to mdsplus shot tree with failure mode of unknown
<a href="#">_Monitor/</a>	<a href="#">4370</a>	5 months	kerickso	Merge in paramSplit branch to break apart parameter data into components that in...
<a href="#">_ParameterData/</a>	<a href="#">4660</a>	3 months	kerickso	Update algorithms for the new store layout focusing on std::array over std::vect...
<a href="#">_Security/</a>	<a href="#">3575</a>	10 months	kerickso	Reintegrate logging_testing branch into dcps trunk
<a href="#">_SystemControl/</a>	<a href="#">5031</a>	12 days	kerickso	Make sure functions that can return do
<a href="#">_Tools/</a>	<a href="#">5116</a>	5 days	gtchilin	Added bugzilla info for the busted input parser
<a href="#">_gui/</a>	<a href="#">3174</a>	13 months	slync	Put all the Gui stuff into the dcps::Gui namespace. I realized they were still i...
<a href="#">_Makefile</a>	<a href="#">5030</a>	12 days	kerickso	Enable reordering warnings
<a href="#">_buildbot.mk</a>	<a href="#">4305</a>	6 months	kerickso	Link to rt
<a href="#">_cpus.txt</a>	<a href="#">3777</a>	8 months	kerickso	Free up cpu 9 by processing the events on the same cpu that receives the events ...
<a href="#">_dcps.cpp</a>	<a href="#">4370</a>	5 months	kerickso	Merge in paramSplit branch to break apart parameter data into components that in...
<a href="#">_dcps.h</a>	<a href="#">3591</a>	10 months	kerickso	dcps.h has no need to include the thread library. However, removing this reveal...
<a href="#">_main.cpp</a>	<a href="#">4782</a>	6 weeks	gtchilin	Just in case the builder doesnt have the svnversion command

<http://svnsrv.pppl.gov/viewvc/ncs/dcps/trunk/src/>
Page 1 of 2

***OP-DCPS-779 will require the appropriate code version and revision of DCPS software as part of setup, startup, and daily operations.***

# DCPS Hardware Design

- **Fail safe**
- **Analog and digital signals**
- **Hardware User Interface And Nexus Subsystem (HANS)
  - **Autotester mode and Real World mode – key cards to avoid error**
  - **8 32 channel Lemo interface panels**
  - **Interfaces defined and maintained with DCPS Data Dictionary**
  - **Level 1 fault channels issued to FCPC L1 series and parallel circuits**
  - **Drawings complete**
  - **Installation complete**
  - **PTPs complete & punch list items in progress****
- **First use of DCPS-JA will be with Rectifier Dummy Load testing**
- **Interface buffer chassis with DCPS FCC in progress**

**On pace for CD-4....**

## Board testing and Bench testing of DCPS Hardware completed



*PTP-DCPS-002 and PTP-DCPS-003*


# Junction Area DCPS – Installation and testing completed



*PTP-DCPS-003 and PTP-DCPS-004*



# Junction Area DCPS Hardware User Interface installed and tested



*Keycards for Autotester mode and for Real World mode*



# DCPS Junction Area – ready to roll

*HSCs*

*RTU*

*HUI*

*AIO/DIO*

*DCPS AT computer*

*DCPS-RT1 computer*

*Data Server*

*UPS*



*Interface testing in progress*

*First use of DCPS-JA will be in support of rectifier dummy load testing using OI and P<sup>2</sup>t limits*

*Experience will be gained with operability and operations protocols prior to ISTP and CD-4*

# DCPS FCC residing on PCS-SRV-1



*Redundant code using PCS inputs from FPDP data stream*

*Set slightly more restrictively than DCPS-JA to avoid L1*

*Same core code in both locations*

*DCPS core software testing completed*

*DCPS PCS Integration in progress*

*Testing found OS kernel problem*

*Concurrent computer out for recovery*

*DCPS fcc running on “Warthog” for testing*

*On track for CD-4...*



# Algorithms for DCPS code – so far...

- **Basic Moment and Vertical and Radial Force per Coil**
- **Combined Vertical Force**
- **TF Shear Stress and Out of Plane Moment**
- **PF Bolt Stresses**
- **PF Hoop and Bending Stresses**
- **Local OH Stress**
- **Action - Coil Heating ( $I^2t$ ) with appropriate margin for coil heating from fault**
- **Overcurrents (Derived Type I)**
- **Includes margin for effect of disruption and halo currents due to a VDE**

**New:**

- **$T_{OH} > T_{TF}$  with copper heating corrections due to Aquapour-CTD-425**
  - **(in development for CD4)**



# DCPS\_PARAMETER TREE sets parameters...

- New tree created for each new set of parameter data
- Each post-shot archive contains the DCPS\_param version used
- Data stored in a protected location
- Accessible by DCPS without a network switch
- Immutable within reasonable expectation
- Read-only to the outside world
- DCPS reads correct Param\_tree for each shot every shot
- Administratively controlled by OP-DCPS-779 setup and startup procedure daily and with any requested or required change...

*From K. Erickson Code Review*

# Provenance of Algorithm Limits for DCPS

- DCPS limits from Engineering Analysis or force/stress values from 96 scenarios
  - Documented in design and analysis calculations
- Machine qualified to operate all 96 GRD scenarios with nearly infinite variations within the protection envelope
- Much margin beyond the 96 scenarios in many cases
- Caveats:
  - PF3 bipolar dynamics and PF1A strikepoint control especially during VDE
  - Soft shutdown for off-normal plasma behavior being considered for PCS to avoid DCPS trips
- DCPS algorithms added to Designpoint Spreadsheet and checked/benchmarked against full spec shot and 96 scenarios
- DCPS C++ code mimiced in IDL with two years of NSTX operations data
  - Check loads, forces, stresses plotted against plasma current
- Evaluate and improve Test shots to avoid egregious operation of the machine

*From Living with DCPS..., S. Gerhardt*

## Pre-Operational Test Procedures for DCPS

PTP-DCPS-001	Software Testing	Approved	Done
PTP-DCPS-002	Board Bench Testing	Approved	Done
PTP-DCPS-003	HUI Testing	Approved	Done
PTP-DCPS-004	Real World Testing	Approved	In progress
PTP-DCPS-005	Buffer Chassis Testing (New)	Working draft in progress	Dry runs in progress
OP-DCPS-779	Ops Setup/Startup/Reset	Working draft in progress	In development

# Software testing for DCPS

- **Software PTP tests:**
  - **Verification of input data stream**
  - **Verification of DCPS input and output data calibration factor**
  - **Timing and data acquisition system**
  - **Interpretation of shot sequence signals**
  - **DCPS code operation in asynchronous mode**
  - **DCPS code operation in synchronous mode (facility clock)**
  - **Algorithm verification using cleverly constructed input files**
  - **Level 1 Fault response verified**
  - **WDT response verified**

*So far well over 1500 test shots have been performed...*

# Hardware testing for DCPS

- **Hardware PTP testing includes**
  - **Lemo connectors**
  - **Board bench testing**
  - **Chassis bench testing**
  - **In- situ Rack tests of HANS using Autotester mode**
  - **Rack and Integrated system tests using Real World mode using Autotester**
  - **Interface testing (L1, Ip Calc, PDP, WS PLC...)**
- **Many of these test steps repeatedly test chassis busses, boards, cables, interfaces etc...**



# DCPS SDD, FMEA, and Reliability Assessment

- SAD updated to include DCPS
  - FMEA updated to include DCPS for single point failures
  - DCPS System Design Description and Reliability Assessment document drafted for failure rate analysis per NSTX\_CSU\_RQMT-CPS-159
  - Failure of DCPS defined as a case where a L1 fault is warranted but neither DCPSs issue a fault
  - Two independent, parallel, redundant fault systems with reliability that exceeds  $10^{-4}$ / year and far exceeds  $3.33 \times 10^{-8}$  failures/shot requirements
- &
- Human performance factors mitigated with administrative control per OP-DCPS-779 and PTP testing after any changes before returning to operations
  - Human intervention by COE with EPICS annunciation and other tools

# DCPS Overview Conclusion

- **DCPS core software completed – new algorithms in development for Ops**
- **DCPS hardware completed – punch list items in progress**
- **DCPS reviews completed – chits dispositioned and most closed**
- **DPCS PTP testing completed – more planned for Ops**
- **DCPS operations procedure in progress to support Ops setup/startup/reset/change control**
- **DCPS System Design Description and Reliability Assessment drafted to document that DCPS meets or exceeds requirements**
- **NSTX Upgrade Project DCPS job scope completed and cost account closed**
- **Multiple conference papers have been published**
- **DCPS System turned over to Operations to support upcoming Power Systems Dummy Load testing, ISTP-001, CD-4, and Physics Operations**